



Do not load these signals.
 Pull-up/Pull-down must be placed next to B2B pins
 B2B_BOOT_SEL_4 is actually B2B_MPP42




Main Assembly Options:

- DNP - Do Not Place
- GE0_PHY - Ethernet PHY
- SPI_ROM - Boot ROM
- I2C_ROM - User defined I2C small ROM
- eMMC - Embedded flash. This option disconnects SDIO from Board-to-Board (see page-2)
- TPM - Trusted Platform Module


Mechanical holes on four corners of uSoM



88F6820 SERDES & USB2.0




Analog reference current.
This pin must be tied to a 6.04 kilohm +/-1% pull-down resistor... Please near pin




PHY RESET Options:


Review(P2):
Notice Reset voltage tolerance



PHY0 - RGMII0 Function as GE0 Port



MDIO/LEDs Interface to Board-to-Board



PHY interrupt to IO2_7



25MHz CLK From MPP46 (Optional)




MDC/MDIO from 88F6820



PHY Power configurations

88E1512 power configurations:
1. using internal 1v8 and 1v0 regulators.
2. VDDO_SEL configs VDDO to operate at 2v5/3v3



PHYADD configuration


88E1512 PHY configuration options:
PHY_address=1

Table 52: Configuration Mapping




Pin	CONFIG BIT	CONFIG BIT 0	Value Assignment
CONFIG0	0	0	PHYADD=0 VDDO_LEVEL=3.3V
CONFIG1	1	1	PHYADD=1 VDDO_LEVEL=3.3V
CONFIG1	1	0	PHYADD=0 VDDO_LEVEL=2.5V
CONFIG0	0	1	PHYADD=1 VDDO_LEVEL=2.5V


1. This is valid only for 88E1510/88E1512. For 88E1514, the VDDO_LEVEL is fixed at 1.0V, hence the bit mapping for VDDO_LEVEL is ignored.

- PHYADD=0
- VDDO=3.3v



SolidRun
Copyright (c) 2019 SolidRun Ltd.
Released under Creative Commons Attribution 3.0 Unported License
All Rights Reserved





Copyright (c) 2019 SolidRun Ltd.
 Released under Creative Commons Attribution 3.0 Unported License
 All Rights Reserved

Size A	Title SolidRun Armada 38x MicroSoM	Rev 2.1
Date: Tuesday, July 09, 2019	Sheet 6 of 6	